junction, the graphene variant offers the unique advantage of a tunable Fermi level [3] [4] [5] , and thus Schottky barrier height (SBH) 5, 6 , which enables novel device applications such as three terminal transistors with up to 10 6 on/off ratio 5, 7 and tunable reverse biased sensors 8 .
The barrier height that is key to the performance of these devices is typically calculated by thermionic emission theory, which inherently assumes a perfect homogeneous junction interface 2,9-11 . Large variations in SBH, however, have been reported 2, 6, 9, 12 . For example, SBH between 0.25 and 0.92 eV has been observed for Gr/Si Schottky junction 2, 6, 9, 12 . These variations could be caused by either extrinsic effects such as the number of graphene layers in the junction 9, 13 or intrinsic spatial inhomogeneity due to substrate steps 14 and graphene ripples and ridges 15, 16 , or the formation of electron and hole puddles in graphene 17, 18 . The impact of graphene ripples on the SBHs of Gr/SiC Schottky junctions has been confirmed recently by scanning tunneling microscopy/spectroscopy (STM/STS) 15 and temperature dependent I-V measurements 16 .
In this work, the effect of electronic inhomogeneities at monolayer Gr/Si and Gr/GaAs Schottky junctions on SBHs are investigated using STM/STS and temperature dependent I-V measurements between 215-350 K. Non-ideal behavior such as increase in zero bias SBH and decrease in ideality factor with increasing temperature are observed, which is attributed to the existence of a Gaussian distribution of the SBHs. This analysis yields mean SBHs of 1.14 and 0.76 eV for Gr/Si and Gr/GaAs junctions with standard deviations of 0.14 and 0.10 eV, respectively.
The Schottky junctions were fabricated by transferring chemical vapor deposited -3 and ~10 16 cm -3 , respectively. The substrates were first cleaned with organic solvents followed by RCA procedure. To terminate the surfaces with hydrogen 19 and sulfur 20 , the as-cleaned Si and GaAs wafers were dipped in 49% HF+40% NH4F (1:7) and NH4S (40%)
solutions, respectively. The top electrode was formed by depositing Cr/Au (10/150 nm) on top of 100 nm SiO2 grown on the H-and S-terminated Si and GaAs by electron beam evaporation (base pressure ~ 2x10 -6 Torr). A square of 0.9 x 0.9 mm 2 is made for graphene contact. To form Ohmic back contact on GaAs, multilayer Au/Ni/AuGe (100/20/50 nm) was deposited by electron beam evaporation at room temperature (base pressure ~ 2x10 -6 Torr), followed by annealing at T~ 400 0 C in forming gas. Conducting silver paste was used to make Ohmic back contact on Si. Finally, monolayer CVD graphene (Graphene Platform, Inc.) was transferred using the PMMA based method 21 onto the Si and GaAs substrates with prepatterned electrodes, with a quick 10 second dip into the NH4F and NH4S
solutions right before the graphene transfer. Temperature dependent I-V measurements were carried out using a Keithley 2400 source meter between 215 and 350 K. STM/STS was carried out at liquid nitrogen temperature. The dI/dV tunneling spectra are acquired using lock-in detection by turning off the feedback loop and applying an AC modulation of 9 mV (r.m.s.) at 860 Hz to the bias voltage.
The surface morphology of transferred graphene is first characterized by STM. Figure   1 earlier STM studies of graphene ripples 15, 16, 22, 23 , which are attributed to either graphene in contact with the underlying substrate (dark regions), or buckled up from it (bright regions).
The electronic properties of the graphene are further investigated by tunneling spectroscopy. Figure 1 (c) shows spatially resolved dI/dV spectra taken across a ripple at locations marked in Fig. 1(b) for Gr/Si. All spectra exhibit two characteristic minima, one at zero bias (EF) caused by phonon-assisted inelastic tunneling 24 , and the other at negative bias marked by downward arrows attributed to the Dirac point (ED), indicating n-type doping 25 . Moving from bright to dark to bright regions [ Fig While all spectra exhibit the similar phonon-assisted inelastic tunneling 24 at EF, the Dirac point (marked by downward arrows) is now above EF, indicative of p-type doping. Again, fluctuations in Dirac energy between 110 and 160 meV are also observed, but with no direct correlation is found with the undulation of the ripples. Likely substrate disorder induced states peaked at ~0.24 eV are again observed at some locations (spectra 1-3, 5).
The local fluctuations in the Dirac point lead to variation in carrier concentration (n(p)) that can be calculated by This is further supported by the analysis of the Richardson plot, ln(I S /T 2 ) versus 1000/T (Fig. 4(b) ). The deviation from the linearity below 275K indicates temperature dependent 3 4 barrier height for both junctions 34 . Linear fitting of the data above ~275 K (dashed line) In addition, Eq. (7) also correlates the measured zero bias SBH ϕb0 and ideality factor η. For homogeneous junction, η=1, thus ϕbf = ϕb0. For inhomogeneous junctions, η is always greater than one. In the current case, since the magnitude of ϕb0 is more than 10x greater than ζ for Gr/Si and ~5x greater for Gr/GaAs junctions, the term ηϕb0 is much larger than ζ(η-1), hence ϕb0 ~ ϕbf/η. Two conclusions can be drawn. First, the flat band barrier height ϕbf is always greater than the zero bias value ϕb0 since  is greater than one, consistent with experimental data. Second, in the limits when η is small (or large), e.g., < 2.6, a linear relationship (with a negative slope) between ϕb0 and η can be approximated.
Indeed, as shown in Fig. 6 (c), a linear relationship provides an excellent fit for the plot of the zero bias barrier heights as a function of ideality factor, similar to earlier studies Which mechanism dominates will depend on the nature of the semiconductor (e.g., polar
vs non-polar), and/or the degree of disorder and roughness of the semiconductor surface. 
